SHRI RAMSWAROOP MEMORIAL UNIVERSITY

End Semester Examination (2021-22)-Odd Semester

	M.	Tec	h (CSE	i) – I	Ye	ar (I Se	em)						
Course Name: Archite	ecture	of H	igh	Perf	form	anc	e Co	mpı	ıters	•			e: MI		010/
Time: 02 Hours												Max	Mar	ks: (60
University Roll No.															
	<u> </u>								(To	be	filled	l by	the	Stud	ent)

Note: Please read instructions carefully:

- a) The question paper has 03 sections and it is compulsory to attempt all sections.
- b) All questions of Section A are compulsory; questions in Section B and C contain choice.

Sect	cion A: Very Short Answer type Questions	BL	CLO	Marks	
Atte	mpt all the questions.		CLO	(10)	
1.	What is meant by addressing mode of an instruction?	BL1	CLO1	02	
2.	Demonstrate the following operations-	BL2	CLO1	02	
	a) 11010-11101				
	b) 111-110111				
3.	Illustrate basic Von Neuman Computer Architecture with the help of	BL2	CLO3	02	
	a diagram.				
4.	Compare which among the hardwired and micro programmed control	BL2	CLO2	02	
	unit is faster and why?				
5.	Explain the role of any two of the following-	BL2	CLO3	02	
	a)Set Associative Memory				
	b)Cache Memory				
	c)Assembler				
	d)Message Switching Network				
Section B: Short Answer Type Questions			CLO	Marks	
Attempt any 03 out of 06 questions.		BL	CLO	(30)	
1.	Make use of the tasks T1, T2, T3, T4, T5, T6, T7, T8 to be processed	BL3	CLO2	10	
	through five segment instruction pipeline. Draw a schematic diagram				
	to illustrate the working of the pipeline and find the total execution				
	time.				
2.	Illustrate Flynn's Classification for categorizing high performance	BL3	CLO4	10	
	computers. Which category is not practically possible and why?				
3.	Examine a machine with 64 MB physical memory and a 32 bit virtual	BL4	CLO3	10	
	address space. If the page size is 8 KB, Judge the approximate size of				

	the page table?			
4.	Illustrate an Interrupt? Give examples of instances where interrupts	BL4	CLO1	10
	are maskable, How is different from a 'Trap'?			
5.	Examine the type of Instruction Set possessed by RISC and CISC	BL4	CLO3	10
	systems.			
6.	An array is defined as A[5]={'a', 'b', 'c', 'd', 'e', 'f'}. If the address of the	BL3	CLO2	10
٠.	second element in A is FF12, compute the address of the fifth	220		
	element. Assume that the index starts at 0 and character takes one			
	byte of storage. In which register will the final result be stored?			
Sec	tion C: Long Answer Type Questions/Case Study			Marks
	empt any 01 out of 03 questions.	BL	CLO	
		DIC	01.04	(20)
1.	Imagine virtual memory system has page references - 7, 0, 1, 2, 0, 3,	BL6	CLO4	20
	0, 4, 2, 3, 0, 3, 2, 0, 1, 1, 7 with 5 page frames. Find number of page			
	faults when following page replacement policies are used-			
	a) LIFO			
	b) FIFO			
	c) LRU			
2.	Summarize major pipeline hazards and their solutions. Compare the	BL5	CLO3	20
	working of a pipelined system with a non-pipelined system.			
3.	Suppose a set of processors perform following read and write	BL6	CLO2	20
	operations on shared variable x and y. Are these operations			
	consistent under some memory consistency model? Justify your			
	answer.			
	P_1 : $W(x)$ 3			
	P_2 : $W(x)$ 1			
	P_3 : $R(x) \ 1 \ R(x) \ 3 \ R(y) \ 0$			
	P ₄ : W(y) 2			
		1		1
